A Review of Ising Machines Implemented in Conventional and Emerging Technologies

Tingting Zhang, Student Member, IEEE, Qichao Tao, Bailiang Liu, Student Member, IEEE, Andrea Grimaldi, Student Member, IEEE, Eleonora Raimondo, Student Member, IEEE, Manuel Jiménez, Student Member, IEEE, María José Avedillo, Juan Nuñez, Bernabé Linares-Barranco, Fellow, IEEE, Teresa Serrano-Gotarredona, Senior Member, IEEE,

Giovanni Finocchio, Senior Member, IEEE, and Jie Han, Senior Member, IEEE

Abstract-Ising machines have received growing interest as efficient and hardware-friendly solvers for combinatorial optimization problems (COPs). They search for the absolute or approximate ground states of the Ising model with a proper annealing process. In contrast to Ising machines built with superconductive or optical circuits, complementary metal-oxide-semiconductor (CMOS) Ising machines offer inexpensive fabrication, high scalability, and easy integration with mainstream semiconductor chips. As low-energy and CMOS-compatible emerging technologies, spintronics and phase-transition devices offer functionalities that can enhance the scalability and sampling performance of Ising machines. In this article, we survey various approaches in the process flow for solving COPs using CMOS, hybrid CMOSspintronic, and phase-transition devices. First, the methods for formulating COPs as Ising problems and embedding Ising formulations to the topology of the Ising machine are reviewed. Then, Ising machines are classified by their underlying operational principles and reviewed from a perspective of hardware implementation. CMOS solutions are advantageous with denser connectivity, whereas hybrid CMOS-spintronic and phase-transition device-based solutions show great potential in energy efficiency and high performance. Finally, the challenges and prospects are discussed for the Ising formulation, embedding process, and implementation of Ising machines.

Index Terms—Ising machines, spintronics, phase-transition devices, oscillator, annealing, combinatorial optimization.

I. INTRODUCTION

The Ising model was initially proposed for the theoretical description of ferromagnetism. Ernst Ising then solved a onedimensional model consisting of a linear chain of spins interacting only with their nearest neighbors [1]. It did not get the attention of many physicists until Lars Onsager analytically solved a two-dimensional Ising model and discovered the phase transition phenomenon [2]. The magnetism disappears when a magnet is heated above a certain temperature and

Copyright (c) 2024 IEEE. Personal use of this material is permitted. However, permission to use this material for any other other purposes must be obtained from the IEEE by sending a request to pubs-permissions@ieee.org.

T. Zhang, Q. Tao, B. Liu and J. Han are with the Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB T6G 1H9, Canada. (Corresponding author: Jie Han, jhan8@ualberta.ca)

A. Grimaldi, E. Raimondo and G. Finocchio are with the Department of Mathematical and Computer Sciences, Physical Sciences and Earth Sciences, University of Messina, Messina, 98166, Italy.

M. Jimenez, M. J. Avedillo, J. Nuñez, B. Linares-Barranco and T. Serrano-Gotarredona are with the Instituto de Microelectrónica de Sevilla IMSE-CNM, Parque Tecnológico de la Cartuja, CSIC-US, Sevilla, 41092, Spain.

appears when cooled below it, which is called a phase transition. Kenneth Wilson further obtained the values of critical exponents to describe how different properties of a substance change during a phase transition. It was then shown that a series of unrelated substances share the same critical exponents [3]. This critical phenomenon exists in many systems, such as gas-liquid phase transition processes, turbulent flow, stock markets, and economic systems. Two important features of the system are the scale-invariance and persistent relationships over time. This universality indicates that a system composed of many interacting individuals, described by a pair of antonyms such as "up-down" and "with-without", can be studied based on the Ising model.

The statistical mechanics of the Ising model have been explored for solving combinatorial optimization problems (COPs) since the 1980s [4], [5]. Finding the ground state of the Ising model is nondeterministic polynomial-time (NP)-hard. For this reason, new computing models and algorithms are being studied for pursuing further performance improvement in the post-Moore era. In particular, domain-specific architectures that take advantage of the hardware-friendly nature of an Ising model-based solver, as known as Ising machines, have recently garnered significant attention [6], [7]. Some concepts from neural networks can be also applied to Ising machines to increase their performance [8].

A COP is solved by an Ising machine, as illustrated in Fig. 1. A real-world problem is first formulated as an Ising problem. The Ising formulation based on a logical Ising model (LIM) is then embedded into the topology of a physical Ising model (PIM). Subsequently, the Ising machine searches for suboptimal/optimal solutions. Finally, the obtained result is interpreted as a solution for the original problem. Ising machines are classified into three types, based on the underlying technologies:

• A quantum Ising machine implements the spins by using superconducting flux quantum bits (called qubits) based on quantum annealing. It achieves an ultra-fast search for solutions due to the use of quantum fluctuations. A machine with 128 qubits, called the D-Wave quantum annealer, was first released in 2011 [6]. However, coherence must be guaranteed to maintain the quantum superposition states of qubits [9]. Therefore, it limits the connections between qubits. Recently, an advanced machine with 5k+ qubits with an increased connectivity of each qubit to fifteen has been made



Fig. 1. Solving a combinatorial optimization problem using an Ising machine.

possible [9]. However, due to technology limitations, a large physical space and relatively high power are required to ensure an ultra-low operating temperature [10], [11].

- With high scalability and flexible connectivity, an optical Ising machine uses optical pulses as spins, which operates at room temperature. The matrix-vector multiplication is implemented using a Field Programmable Gate Array (FPGA). Honjo et al. reported an optical Ising machine with more than 100k spins and 10 billion spin-spin connections [12]. However, using hundreds of meters of optical fibre cavities leads to stability issues and high fabrication costs; relying on electronics also restricts the optical system's efficiency. This limitation presents a challenge for system miniaturization and large-scale integration. To deal with it, some efforts attempt to develop systems based on coupled lasers [13], optoelectronics [14], and exciton-polaritons [15], but with a sacrifice in scalability and spin connectivity.
- Complementary metal oxide semiconductor (CMOS) and CMOS compatible Ising machines emulate physical phenomena based on heuristic algorithms [16] or implement a dynamical system using hardware as classical spins [17]. Although the speed and scalability are not competitive to quantum or optical solutions, CMOS [18] or CMOS compatible circuits [19] provide higher reliability, which present a potential industrial solution for building Ising machines in the near future.

This article reviews the state-of-the-art studies throughout the design process flow of Ising machines using conventional and emerging technologies, in particular, CMOS and CMOScompatible ones, as shown in Fig. 1. First, we introduce the quadratic unconstrained binary optimization (QUBO) formulation for a COP to be fit into a LIM; approaches of converting COPs represented by non-binary variables and higherorder polynomials to the QUBO are then presented. An Ising formulation needs to adapt to the topology of the PIM and satisfy its bit width requirement. Therefore, the embedding methods for transforming the topology and coefficients in a LIM to fit in a PIM are illustrated. Subsequently, CMOS and CMOS compatible circuit-based Ising machines are reviewed from the perspectives of underlying operation principles and circuit design.

This article is organized as follows. Sections II and III present the Ising formulations of COPs and embedding methods, respectively. CMOS and CMOS compatible Ising machines are classified and introduced in Sections IV and V. Section VI discusses existing implementations and emerging applications. Section VII concludes this article and discusses future challenges and prospects.

II. ISING FORMULATION OF COMBINATORIAL OPTIMIZATION

The Ising model mathematically simulates the ferromagnetism in an array of magnetic spins. The Hamiltonian H of the Ising model with external magnetic fields is given by [20]

$$H(\boldsymbol{\sigma}) = -\frac{1}{2} \sum_{i,j} J_{ij} \sigma_i \sigma_j - \sum_i h_i \sigma_i, \qquad (1)$$

where σ is a vector of spin variables, σ_i (or σ_j) denotes the state of the *i*th (or *j*th) spin that takes the value -1 (as the downward state) or +1 (as the upward state), J_{ij} is the interaction coefficient for σ_i and σ_j , and h_i is the external magnetic field on σ_i , as shown in Fig. 2. Although higher order Ising models have recently been studied [21], we focus on the most-widely considered model of (1) in this article.



Fig. 2. The Ising model: (a) A 9-spin Ising model with 2D lattice topology, and (b) An energy landscape.

To convert a COP to a problem of energy minimization of the Ising model in (1), the first step is to formulate the COP to a QUBO problem using linear and quadratic terms. Let $\mathbb{B} = \{0, 1\}$ be a binary set and \mathbb{R} be a real number set. A QUBO problem is described by [22]

$$f(\mathbf{x}) = \sum_{i,j} a_{ij} x_i x_j + \sum_i b_i x_i + c, \qquad (2)$$

where \mathbf{x} is a vector of binary variables, x_i (or $x_j \in \mathbb{B}$) is an element in \mathbf{x} , $a_{ij} \in \mathbb{R}$, $b_i \in \mathbb{R}$ and $c \in \mathbb{R}$ denote the weight matrix element, the weight vector element and a constant scalar, respectively. The constant scalar is usually disregarded.

The second step is to convert the QUBO formulation in (2) to an Ising formulation using spin variables. Let $x = \frac{1+\sigma}{2}$, where xis the vector of binary variable in (2) and σ is a vector of spin variables in (1). The QUBO formulation can be easily mapped to the energy function of an Ising model in (1) by considering [23]

$$h_{i} = -(\frac{b_{i}}{2} + \sum_{j} \frac{a_{ij}}{2}), \tag{3}$$

$$J_{ij} = -\frac{a_{ij}}{2}.\tag{4}$$

Lucas discussed the Ising formulations for COPs in detail [24]. An open-source Python library for constructing QUBOs from the objective functions has been developed [25]. COPs can be categorized into three types [23]: (1) those without constraints, such as the max-cut problem (MCP) and the number partitioning problem (NPP); (2) those with equality constraints, such as the traveling salesman problem (TSP), the quadratic assignment problem (QAP), the maze problem (MAP), and the graph partitioning problem (GPP); and (3) those with inequality constraints, such as the knapsack problem (KP) and the maximum satisfiability (MAX-SAT). The first class of COPs is formulated by using only a cost function, i.e., a minimization or maximization function. For the other two classes, a common way is to first describe the constraints as minimization functions, which are then added to the objective minimization function to construct the cost function for the QUBO formulation. Some parameters are introduced to balance the relative weight between the objective function and the constraints, which can be optimized for different Ising machines.

There are two challenges for the Ising formulation. One is how to smooth the energy landscape of the Ising model to decrease the probability of being stuck at the local minimum. Shirai et al. reduced the number of spin variables by merging several into one, thus simplifying the energy landscape [26]. However, the set of merged variables must be carefully selected for each iteration since the merging process might change the optimal solution with the lowest Ising energy. Ohno et al. considered auxiliary constraint conditions in the objective function that the optimal solution must satisfy. It reduces the search space and thus decreases the number of local minima in the energy landscape, although at a cost of time to extract the valid configuration of spin variables [27].

The other challenge is how to efficiently convert higher-order polynomials to second-order terms. Many COPs are expressed in general forms of higher-order polynomials with terms that contain products of more than two binary variables. Therefore, to fit in the Ising model formulated by using a second-order polynomial, a third step, called quadratization, is additionally required for reducing higher-order terms in the polynomial to second-order. There are a variety of quadratization techniques to convert higher-order polynomials [28], referred to as polynomial unconstrained binary optimization, to Ising formulation. A natural way is to transform k-th order interactions into quadratic ones by introducing arbitrary variables based on Rosenberg's polynomial [29]. However, it will incur a polynomial increase in the number of variables leading to an undesirable scaling of the problem size [30], [31]. Therefore, Mandal et al. proposed two compressed quadratization algorithms for sparse higher-order Ising problems [32]. For the COPs expressed by integer variables, there are three typical binary-integer encoding methods: one-hot, binary, and unary encoding [33]. Unary encoding can find a better solution for large KPs [34]. However, questions such as whether the performance is independent of the type of COPs and the choice of the Ising machine need further investigation.

III. Embedding a Logical Ising Model (LIM) to a Physical Ising Model (PIM)

In the Ising formulation, a COP is described by and formulated to a LIM. In a LIM, any pair of spins can interact with



Fig. 3. Four types of topologies. (a) King's graph [35], (b) Hexagonal graph [36], (c) 3D lattice [37], and (d) Chimera graph [38].

each other [39]. However, the limitations in the physical implementation of the Ising machine are not considered, such as the topology and representation precision of the coupling coefficients. In a PIM, interactions exist between pairs of spins that are physically connected on the topology of a particular Ising machine [39] and the numerical range for the coupling coefficients is limited. There are different types of topologies. Fig. 2(a) shows the simple 2D lattice topology and Fig. 3 presents four other typical types. For example, given an Ising machine with the King's graph topology and 4-bit coupling coefficients, a COP formulated as a fully connected LIM with double precision coefficients cannot be naturally implemented in a PIM with a sparsely connected topology and a reduced precision. Therefore, topology and coefficient transformations are required to adapt a LIM to the specific topology and numerical range in a PIM [40].

A. Topology Transformation

A technique called minor embedding (ME) has been considered for topology transformation [41]. It maps a spin in the LIM to a set of spins, called a chain in the PIM. The spins in the same chain are ferromagnetically coupled and in an identical state. An ME process first identifies whether the LIM can be minorembedded, then schedules spin operations with many replicas, and finally, decides the best-suited chain strength coupling [42].

Finding a minor embedding of the LIM into the PIM is an NP-hard problem, which requires an exponentially increasing runtime with the number of spins via exhaustive search [43]–[45]. Therefore, various heuristic methods have recently been developed for efficient ME. A well-known MinorMiner algorithm repeatedly attempts to find a valid embedding from an arbitrary LIM to an arbitrary PIM [42]. However, it is highly dependent on the initial selection of chains [42]. Multiple trials can mitigate this problem but at a cost of increased runtime. Moreover, the computational time and the number of auxiliary spins for constructing chains drastically increase when embedding a dense LIM to a PIM with a sparse topology. To reduce the search space, improved algorithms have been developed for specific topology of LIMs and PIMs [46]–[48]. To save the embedding overhead, Ohno et al. attempted to reduce the

quadratic terms in an Ising formulation to make the connectivity between spins less dense by introducing auxiliary penalties [27]. However, more constraints increase the complexity of the postprocessing to verify whether the solution found satisfies the hard constraints.

B. Coefficient Transformation

A straightforward approach for coefficient transformation is to truncate the less significant bits by performing right bit-shift operations [40], referred to as the shift method. This method is easy to implement, but it will likely change the ground state of the original LIM, thus compromising the quality of solving the targeted COP. The spin-adding method [40] introduces auxiliary spins to convert the interaction and external magnetic field coefficients in two separate steps, which guarantees the exact mapping of the ground state of the LIM to that of the PIM. However, the number of the introduced auxiliary spins exponentially increases with the reduction of the bit-width of the coefficients. Yachi et al. used both the shift method and spin-adding method [49]. The former is employed until the absolute values of coefficients fall below a specified threshold, followed by the application of the latter method. This approach uses a moderate number of redundant spins without a significant change of the Hamiltonian in the LIM.

IV. CMOS DIGITAL AND ANALOG ISING MACHINES

A. CMOS Digital Ising Machines

CMOS digital Ising machines are developed by using different heuristic algorithms to carry out Monte Carlo (MC) simulations for the Ising model.

1) Classical Annealing Ising Machines

Classical annealing Ising machines emulate the thermal annealing process in metallurgy using importance samplingbased MC simulations [4]. At the beginning, the spin states are initialized randomly at a high temperature. Subsequently, as the temperature drops, the Hamiltonian decreases by flipping the spin states, and the probability of spin flips decreases as well. When the temperature becomes sufficiently low, the Ising model converges into the (near-)ground state. The major components are the annealing controller and the spin operator. The annealing controller computes the temperature for annealing and generates random numbers for computing the flip probability of the spin states. The spin operator determines the new spin states depending on the current states, the temperature, and random numbers. In what follows, existing annealing Ising machines are broadly classified into three categories, as shown in Fig. 4.

As shown in Fig. 4(a), CMOS annealing (CMOSA) examines only one spin at a time and then updates it randomly [35], [50], [52]. The states of disconnected spins are updated in each iteration (i.e., one MC simulation step). Due to the sequential update, CMOSA machines usually implement sparsely connected topologies.

Digital annealing (DA) applies a parallel-trial scheme to increase the spin flip probability to accelerate energy convergence. It examines the flip of each spin separately in parallel, then randomly selects and updates one of the spins that can be flipped [51], [53], as shown in Fig. 4(b). The spin operator assumes the current spin state is flipped and then calculates the

energy variation with an introduced dynamic offset generated in the annealing controller. Each spin is said to be able to be flipped if the energy variation is larger than a random number, which indicates that flipping the spin state could decrease the energy. One of the spins that can be flipped is chosen at the end of each MC step.

To realize parallel spin update, the so-called parallel annealing (PA) utilizes a two-layer structure, including momentum annealing (MA) [54] and stochastic cellular annealing (SCA) [18]. Each spin interacts with all replicas, but there is no interaction between spins or between replicas. The interaction between a spin and its replica, referred to as self-interaction, is computed in the annealing controller. It increases with time to ensure that the states of the spin and its replica are the same at the end of annealing. In one MC step, the spin operator simultaneously inspects all the spins and performs random update for each replica spin, as shown in Fig. 4(c). Finally, the flipped replica states are assigned to the corresponding spins for computation in the next MC step.

Compared to the CMOSA machine, DA and PA machines respectively require a dynamic offset generator and selfinteraction generator in the annealing controller, as shown in Fig. 4. Although both DA and PA machines inspect all the spins in the spin operator, only the PA machine updates all spin states in each MC step. To enhance the solution quality, a replica exchange MC sampling method, known as parallel tempering (PT) has been considered for CMOSA and DA machines [55], [56]. It introduces replicas of spins and then updates them at different temperatures for annealing to traverse more local minima. A PA machine is vulnerable to being stuck at local minima. To address this issue, an exponentially decreasing temperature function with the dynamic offset is applied in [57], [58]. A ratio ranging from 1/N to 1 is used to limit the number of spins to be flipped in one MC step [59].

2) Dynamics-inspired Classical Ising Machines

Dynamics-inspired Ising machines can be classified into two types: one based on quantum annealing and the other using simulations of oscillator networks.

The first class is known as simulated quantum annealing (SQA) machines. SQA imitates quantum dynamics using an MC method [60], [61]. This quantum MC method simulates the quantum tunneling phenomena of a transverse-field Ising model, which uses multiple replicas of spins called Trotters. The transverse field in SQA plays a similar role as the temperature in SA to control the probability of transition between the states of spins. A general architecture is similar to the classical annealing machine. In the annealing controller, the transverse field decreases with MC steps, and random numbers are generated. In each Trotter, an energy variation is computed in series for each spin operator. The spin states are then updated in a probabilistic manner determined by the energy variation and random numbers. The computation starts from the first Trotter and the spin states in the same Trotter are computed sequentially. Current studies mainly focus on runtime acceleration by using temporal [62]–[64] or spatial parallelism [62], [65].

Based on the simulations of oscillator networks, the second class digitally models the dynamics of a network of Kerrnonlinear parametric oscillators using simulated bifurcation



Fig. 4. Annealing Ising machines. (a) The CMOSA machine [50], (b) The DA machine [51], and (c) The PA machine [18].

(SB) algorithm [66]-[71], the degenerate optical parametric oscillators using emulated coherent Ising machines (ECIMs) [72], [73], or the electronic nonlinear oscillators using emulated oscillator Ising machines (EOIMs) [74], [75]. The discrete spin state is given by a continuous spin variable related to the oscillator position or phase. The signs of spin variables indicate the spin states at the end of a search. This type of Ising machines can be seen as an ordinary differential equation solver of the spin variables with respect to time using the Euler integration method. It is generally constructed by an evolution controller for computing the time-changing parameters, spin operators for evolving the spin variables with time, and memory blocks for spin variables and coupling coefficients. All the spin variables can be updated in parallel. For an ECIM design, the evolution controller also generates random numbers that follow a Gaussian distribution as noise to the system. However, the SB and EOIM designs do not rely on randomness. Thus, time evolutions of the spin variables in SB and EOIM are predictable since the computation is deterministic after random initialization. Compared to SB and ECIM designs that require many multiply-accumulate (MAC) units, the EOIM avoids massive multiplication operations. To improve hardware efficiency, ternary and logarithmic quantization of spin variables used in MACs are discussed in [69] for SB.

B. Classical Analog Oscillator based Ising Machines (OIMs)

Analog OIMs implemented using the conventional CMOS technology have raised a growing interest due to their advantage in such metrics as time-to-solution, energy-to-solution, and solution quality. The oscillators are arranged in a crossbar structure and the coupling circuits are implemented using resistors. Different types of oscillators have been considered, such as LC-tank [78], ring [36], [79], and Schmitt trigger oscillators [80]. In this section, we categorize the OIMs based on different implementations of the oscillators.

1) LC Oscillator-based Ising Machines (LC-OIMs)

The LC-OIM constructed with LC-tank oscillators was first proposed in [78]. It takes advantage of the self-annealing properties of an oscillator network and its ability to simulate the Ising model with minor modifications. The spin state in the Ising model is represented by the oscillator phase. In order to convert the continuous oscillator phase into a bistable phase, a subharmonic injection locking (SHIL) signal is introduced. The coupling coefficients of the Ising model can be implemented through either resistive or capacitive connections between oscillators. The annealing process is simulated by increasing the SHIL signal's amplitude. When oscillators naturally settle into a stable phase, the LC-OIM finds the (near-)ground state of a given Ising model, which provides a solution for the COP. Additionally, the LC-tank OIM has been expanded by using a printed circuit board (PCB) [38], which outperforms all classical annealing Ising machines by a significant margin.

2) Ring Oscillator-based Ising Machines (ROIMs)

LC-tank OIM implementations have shown great potential for solving COPs. However, embedding an LC oscillator into a chip has been a major challenge. Ahmed et al. [36], [79] have demonstrated a fully programmable OIM chip with a hexagonal topology by exploiting the high density and simplicity of ring oscillators. In addition, Moy et al. [81] have reported a larger ROIM chip that uses programmable transmission gates to couple ring oscillators for a higher precision to represent coupling coefficients.

3) Other Classical Analog Oscillator-based Ising Machines To tackle specific challenges of the OIM, a range of oscillator designs have been developed. One such design is the Schmitt trigger OIM (ST-OIM) that eliminates the need of a SHIL system. Vaidya et al. [80] demonstrated that by incorporating an engineered feedback circuit into an electronic oscillator based on the Schmitt trigger design, it can generate the SHIL signal internally. This approach reduces the required die area and improves the scalability of the OIM chip. The differential OIM (DOIM) is another implementation of the OIM that achieves a coupling precision of 6 bits. Graber et al. [82] showed that a tunable differential oscillator design coupled with a digital-toanalog circuit can achieve a much wider number range for the coupling coefficients than any previous design, making OIMs more capable of solving complex COPs. Last but not the least,



Fig. 5. Overview of SIMs. (a) sMTJ-PSIM diagram (PL: pinned layer; FL: free layer). The orientation of the FL magnetization changes the resistance and, thus, the measured V_{OUT} . (b) The FL magnetization switches between the two energetically stable configurations (anti-parallel and parallel) thanks to thermal noise. (c) The input voltage V_{IN} can tune the switching probability. The average of the V_{OUT} as a function of the V_{IN} is a sigmoid. Taken with permission from [76]. (d) 3TMTJ-PSIM diagram. (e) A J_{SOT} pulse can be used to force the FL magnetization in-plane and then out-of-plane again with a 50% probability. (f) This probability can be tuned using the J_{STT} . The average of the z-component of the FL magnetization is a sigmoid. (g) 3TMTJ-OSIM diagram. The J_{SOT} current drives the in-plane self-oscillations of the FL magnetization. (h) The VCMA effect can be used to force binarization of the coupling delays in the line. (j) Control signal locking. (i) SWIM diagram. Spin waves propagate through the YIG waveguide and interfere with each other due to the coupling delays in the line. (j) Control signal function from [77].

the tunable feature of the oscillator design is used to synchronize all oscillators to a single frequency, ensuring consistent and accurate results.

V. Emerging CMOS Compatible Ising Machines

A. Spintronic Ising Machines (SIMs)

One of the most promising candidates for the hardware implementation of spins is the MTJ, thanks to its nanoscale size, low energy consumption, and CMOS compatibility [83]. MTJs are suitable for the implementation of several Ising machines' paradigms, such as probabilistic computing with pbits [84], [19] and OIMs [17], as well as other computational paradigms [85], [86]. The high-speed dynamics and low power consumption of these devices potentially allow for a jump in the speed of solving some classes of COPs by several orders of magnitude [19] while also improving energy efficiency. In this section, we list the main existing designs for MTJ-based Ising machines. Each of these architectures can also be used in conjunction with techniques inherited from classical annealing Ising machines, such as DA, PA, SQA, and so on [61], [87]. However, the various tweaks necessary in order to implement the various schemes will not be discussed in this section.

1) Superparamagnetic MTJ-based Probabilistic Spintronic Ising Machines (sMTJ-PSIMs)

Probabilistic computing with p-bits can be used to implement an Ising machine paradigm that employs a tunable bistable stochastic unit as its spin [88], [89]. The p-bit continuously fluctuates in the time domain between the up and down configurations with a probability tuned by the states of its topological neighboring p-bits. This can be implemented in hardware by creating a network of MTJs, where the FL's magnetization of each device represents an Ising spin [19], as shown schematically in Fig. 5(a). The change in the FL magnetization changes the resistance and thus the measured voltage V_{OUT} .

The MTJ is designed so that thermal fluctuations are strong enough to cause the magnetization to jump between the two stable configurations (see Fig. 5(b)). The tuning of the *i*th p-bit is achieved by using an out-of-plane magnetic field or an input voltage adjusted to the state of the topological neighbors (the intensity is $\propto \sum J_{ij}m_j + h_i$). Fig. 5(c) shows the dependence of the average measured V_{OUT} on the V_{IN} . One advantage of this implementation is that the paradigm shifts from digitally discrete (software implementation of probabilistic computing) to intrinsically continuous dynamics. Thus, there is no need for sequential updates of directly coupled p-bits [90], and the input signal calculation can be performed in parallel [76], [19].

2) Three Terminal MTJ-based Probabilistic Spintronic Ising Machines (3TMTJ-PSIMs)

A tunable p-bit can be implemented with three terminal MTJs [17], combining current-induced spin-orbit-torque (SOT) [91] and spin-transfer-torque (STT) [92], as shown in Fig. 5(d). The dynamics of the FL magnetization of a perpendicular MTJ with circular cross-section are described by the Landau-Lifshitz-Gilbert-Slonczewski equation [93].

The MTJ is designed so that the energy landscape of the FL magnetization has two stable minima along the z-axis (Fig. 5(e)). After applying a large enough SOT current, the

FL magnetization is brought to a metastable state aligned along the direction of the spin-current (y-axis). When the SOT is switched off, the FL magnetization relaxes, with equal probability, towards one of the two z-axis directions [94]. To tune the switching probability an STT is applied in the third terminal, resulting in a sigmoidal behavior shown in Fig. 5(f), in which each point is obtained by averaging over 10^4 realizations with different seeds.

3) Three Terminal MTJ-based Oscillatory Spintronic Ising Machines (3TMTJ-OSIMs)

In 3TMTJ-OSIMs, the Ising spin is obtained with the phase binarization of the self-oscillations of the MTJ FL magnetization [17]. The MTJ is designed with an elliptical cross-section, an in-plane polarizer, and FL magnetization, as shown in Fig. 5(g). The self-oscillation state is achieved by applying a large enough SOT current [95]. The injection-locking signal that drives the binarization can be an AC voltage-controlled magnetic anisotropy (VCMA) effect or an AC STT current with double the self-oscillation frequency (Fig. 5(h)).

4) Spinwave Ising Machines (SWIMs)

SWIMs use artificial spin states obtained from the phase of spinwave RF pulses propagating through a medium [77]. Compared to paradigms such as CIMs, that use light and require kilometers of optical fiber in their experimental setups [12], with SWIMs it is possible to take advantage of the slow propagation speed of spinwaves to achieve exceptionally small setups, with waveguides that are only few centimeters long. Several wave packets are propagated along the Yttrium Iron Garnet (YIG) waveguide, with couplings being implemented through delay cables that allow pulses to interact with each other, as illustrated schematically in Fig. 5(i). The spinwaves are generated with the control signal shown in Fig. 5(j). By interacting with each other, the spinwaves oscillate with a binarized phase that encodes the solution of the problem, see Fig. 5(k).

B. Phase-Transition Material-based Ising Machines (PTMIM)

Phase-transition material (PTM) undergoes metal-insulator transitions under given electrical stimuli. That is, abrupt switching occurs from/to a high resistivity state (insulating phase) to/from a low resistivity state (metallic phase). Without electrical stimuli, it tends to stabilize in the insulating phase. When the applied voltage increases and the current density flowing through it reaches a given amount, an insulator-to-metal transition (IMT) occurs. Once in the metallic state, when the voltage decreases and the current density drops below a second given value, a metal-to-insulator transition (MIT) takes place. Fig. 6(a) shows the I-V characteristic of a generic PTM twoterminal device. The most widely used PTM is vanadium dioxide (VO_2) . A compact oscillator has been proposed, as shown in Fig. 6(b) [96]- [97]. Fig. 6(c) depicts waveforms for the oscillator output. The state of the VO_2 is also shown to better illustrate the circuit behavior. $VO_{2,STATE}$ ='INS' means the device is in the insulating state. VO_{2,STATE}='MET' corresponds to the device in the metallic state. Assuming that the VO_2 is in an insulating state (marked with "A" in Fig. 6(c)), the oscillator output is discharged through the resistor. This increases the voltage drop across the VO_2 ($V_{DD}-V_{OUT}$) and so does the current through it. Once enough current density circulates, it switches to the metallic state (marked with "B" in Fig. 6(c)). Equivalently, using the electrical model, switching to the metallic state occurs once the VO_2 voltage reaches V_{IMT} . The capacitor is then charged through the VO_2 . This charging is very fast because of the low R_{MET} value. The voltage seen by the VO_2 decreases until it reaches V_{MIT} and the transition from metal to insulator state occurs. These nano-oscillators are attractive due to their area and potential energy efficiency.

Coupled oscillators implemented with VO_2 devices have been employed for pattern recognition applications, as reported in [98] and [99]. However, one of the applications that is currently attracting the most interest is the OIM [100]- [101]. As in previously described OIMs, SHIL is a requirement for being able to discretize oscillator phases into two possible values. Some works on PTMIMs explore the impact of the SHIL scheme on the performance of the OIMs [100]-[103]. In particular, an experimental implementation of an Ising machine using coupled phase-transition nano-oscillators with VO_2 devices has been reported [102]. This system solves the MCP of a 4-node unweighted fully connected graph with a success probability of 96.7% over 300 trials. This work establishes a link between the natural stochasticity of the oscillators, the amplitude of the SHIL signal and classical annealing. In [103], by analyzing the performance of a network of coupled stochastic injectionlocked VO₂ oscillators in terms of its Lyapunov energy and its continuous-time dynamics, how the dynamics can be harnessed to perform classical annealing is presented.

In [100], experimental results with eight coupled VO_2 oscillators are reported. The system is configured to solve an MCP for an unweighted Möbius Ladder graph, and delves into the relationship between the shape of the SHIL and the previously mentioned annealing mechanism. A SHIL signal of increasing amplitude is explored. It shows that the success probability can be improved from 30% to 96% when the SHIL signal is smoothly increased to its maximum value for 600 oscillation cycles, instead of using a constant SHIL amplitude. The rationale behind this is that it exploits noise (including the stochasticity of VO_2) to escape from local energy minima. In [101], different factors that impact the probability of the system reaching the ground state of the Ising Hamiltonian and, therefore, the optimum solution to the corresponding optimization problem, are analyzed by electrical simulation. The initial phase relationship of the oscillators, noise, and coupling strength is considered in addition to the SHIL amplitude. Experimentally calibrated numerical simulations of larger dense systems show the high energy efficiency of 3.3×10^7 solutions/sec/Watt for 100-node dense MCPs. They exhibit 5× improvement over a recently demonstrated memristor-based Hopfield network and several orders of magnitude improvement over other candidates such as central processing units (CPUs) and graphics processing units (GPUs), quantum annealer and photonic Ising machine approaches [100]. In [104], an experimental demonstration with nine capacitively-coupled VO_2 oscillators is reported for solving MCP and MAX-3-SAT problems.

Capacitive coupling plays the role of anti-ferromagnetism interactions in the Ising model. Ferromagnetism interactions require resistive coupling. A differential VO_2 oscillator (Fig. 6(d))



Fig. 6. (a) Generic I-V curve of a PTM device. The PTM oscillator: (b) circuit topology, and (c) operation waveforms in which points corresponding to insulator-to-metal and metal-to-insulator transitions are marked with arrows. (d) Differential VO_2 oscillator.

has been proposed [105], [106], which resorts to a capacitive coupling to force both outputs to be in anti-phase (180° phase difference). The differential oscillator in Fig. 6(d) allows implementing both types of interactions using only capacitive or resistive coupling. This is very attractive from the point of view of implementing coupling elements with memristors or ferroelectronics devices in crossbar architectures. Additionally, device mismatch has less impact on these differential structures than on their single-ended counterparts [106].

VI. DISCUSSION AND EMERGING APPLICATIONS

Table I shows the main features of some state-of-the-art Ising machines. It is important to note that a quantitative comparison of the collected solutions is not straightforward since they differ significantly in the number of spins (between 4 and 147k), the architecture used and the problem solved. Moreover, the measurements in accuracy and time-to-solution heavily depend on the benchmarks used and their size and topology, which is not shown in Table I.

Significant progress has been made for CMOS-based solutions. The heuristic algorithms for CMOS digital Ising machines can also be implemented on general-purpose hardware, such as CPUs and GPUs [62], [135]. The study on CMOS-based solutions has evolved to multi-chip design for improving the scalability of an Ising machine [136]. Moreover, most of COPs are formulated using the LIM with an arbitrary sparsely-connected topology to save hardware and reduce memory overheads, so using programmable spin connections becomes interesting [108]. Some emerging techniques, such as approximate computing [18], [55], [58], [128], stochastic computing [137], [138], in memory computing [139]–[144], and machine learning [145]–[147] have recently shown great potential for low power and high speed.

Ising machines based on the synchronization of coupled oscillators exhibit advantages in terms of computation speed. This is due to the parallel or collective computing on which they are based. Pure CMOS solutions have been demonstrated with a much larger number of spins than those based on emerging devices such as phase transition materials. However, the latter implementations show great potential in terms of power per spin, especially considering that the reported results are for an immature technology whose performance is expected to be improved.

Table II summarizes emerging applications of Ising machines. They include vehicle routing [114], [115], [148], control parameter optimization for robotics [116], and wind farm layout optimization [117]. In finance, the Ising machine facilitates portfolio management [118] and fraud detection [119], while in production, it helps reduce worker travel distance and required workforce [120], [121]. The Ising machine also excels in optimizing communication systems [124], [125], accelerating the signal decoding in multi-input multi-output systems [123], and accelerating network migration [149]. In quantum computing, it aids in encryption key exchange between quantum network nodes [126] and error correction [127]. It also shows promise in improving image segmentation quality [129], optimizing circuits and PCB layouts [130], [133], [135], [150], and molecule structure-based drug discovery [53].

VII. SUMMARY, CHALLENGES AND PROSPECTS

This article provides a systematic review of the recent findings on (1) Ising formulations of COPs, (2) embedding an arbitrary Ising problem to the topology of an Ising machine, and (3) CMOS and CMOS-compatible Ising machines.

For COPs not easily encoded as QUBO instances, the efficiency of using different formulations has a profound influence on subsequent processing. The formulation strategies can be characterized by the number of required spins and accuracy, and there is no trivial way to identify the optimal approach for a given COP. Therefore, the efficiency of formulation strategies for a specific type of COP would be interesting to investigate.

For a CMOS Ising machine, the current approaches of updating spin states in parallel result in significantly increased hardware overhead. There is currently no suggestion that an energy minimization schedule optimal for any topology exists. As some problems require hard constraints while others do not, or as some only have one exact solution while others have many ground states, the optimal energy minimization schedule changes. Moreover, one application of the Ising machine may require high-quality approximate solutions in a very short time while another may need to find the absolute ground state in the shortest time possible. In any case, additional research to gather further insights is required.

CMOS compatible Ising machines have remarkable potential due to their high speed and energy efficiency, but they face additional challenges due to the peculiarities of the device used. For all categories of SIMs, perfecting the manufacturing of the MTJ or the YIG (in the case of SWIMs) is fundamental to have consistent physical properties to implement the Ising spin. sMTJ-PSIMs face the additional challenge of memory retention,

	C (D /	DL (C /	щe		c r			D		1
Ising Machines	Comput. Para./	Tracherala and	# 01	Topology	Coupling	Coupling	Spin Type	Power	Area	COP
	Heuris. Alg.	Technology	Spin		Precision	Туре		per Spin	per Spin	
D-Wave'11 [107]	QA	Superconductor	2,048	Chimera	N/A	Qubit flux	Qubit	25 kW	N/A	N/A
Sci.Adv.'21 [12]	CC	Optics+FPGA	100k	Complete	3 levels	Coherent light	DOPO pulse	N/A	N/A	MCP
JSSCC'16 [37]	CMOSA	CMOS 65 nm	20k	3D Lattice	2 bit	SRAM	SRAM	49 mW	$270 \ \mu m^2$	MCP
ISSCC'21 [52]	CMOSA	CMOS 40 nm	147 <i>k^a</i>	King	5 bits	On-chip mem.	Register	N/A	$552 \ \mu m^2$	MCP
JSSC'24 [108]	CMOSA	CMOS 65 nm	1024	Lattice ^b	8 bits	SRAM	Register	$1.14 \ \mu W$	$330 \ \mu m^2$	MCP/SAT
JSSCC'23 [109]	CMOSA	CMOS 65 nm	6.4 <i>k</i>	King	2 bits	SRAM	DRAM	$0.11 \mu W$	$48 \ \mu m^2$	MCP
Fujitsu'21 [110]	DA	Hybrid ^c	100k	Complete	64 bits	N/A	N/A	N/A	N/A	QAP
Phys.Rev.E'19 [54]	MA	4 GPUs	100k	Complete	10 bits	Proc. mem.	Proc. mem.	N/A	N/A	MCP
JSSC'20 [18]	SCA	CMOS 65 nm	512	Complete	5 bits	SRAM	Register	1.29 mW	N/A	MCP
ISSCC'23 [59]	Dynamic ^d	CMOS 40 nm	2048	Complete	8 bits	SRAM	Register	14-46 µW	$722 \ \mu m^2$	MCP
TETC'19 [65]	SQA	2 FPGAs +CPU	32,768	Complete	32 bits ^e	Proc. mem.	Proc. mem.	N/A	N/A	NPP
Nat.Electron.'21 [111]	SB	8 FPGAs	16384	Complete	N/A	On-chip mem.	On-chip mem.	N/A	N/A	MCP
Nat.Electron.'22 [81]	Sync.+SHIL	CMOS 65 nm	1968	King	5 levels	TG coupling	Osc. phase	$21.3 \mu W$	$ < 53 \ \mu m^2$	MCP
Nat.Electron.'23 [112]	Sync.+SHIL	CMOS 65 nm	48	Complete	29 levels	TG coupling	Osc. phase	2.3 mW	N/A	MCP
JSSC'21 [36]	Sync.+SHIL	CMOS 65 nm	560	Hexagonal	1 bit	Latch-based coup.	Osc. phase	41 µW	946 μm^2	MCP
Nat.Comput.'21 [113]	Sync.+SHIL	PCB	240	Chimera	3 levels	Potentiometer	Osc. phase	20.8 mW	N/A	MCP
Commun.Phys.'23 [77]	Sync.+SHIL	YIG+FPGA	8	Nearest	1 bit	Delay coupling	Osc. phase	2 W	$70 \ mm^2$	MCP
Nat.'19 [76]	Sync.+SHIL	MTJs	8	Complete	12 bit	On-chip mem.	Mag. dir.	$200 \mu W$	N/A	Fact.
Nat.Electron.'21 [100]	Sync.+SHIL	PTM Simulation	100	Complete	1 bit	Capac.	Osc. phase	$12 \mu W$	N/A	MCP
Nat.Comm.'24 [104]	Sync.+SHIL	PTM	9	Complete	1 bit	Capac.	Osc. phase	$180 \mu W$	N/A	MCP/SAT

Comput. Para/Heuris. Alg. (Computing Paradigms/Heuristic Algorithms): QA (Quantum annealing), CC (Coherent computing), SA (Simulated annealing), CMOSA (CMOS annealing), DA (Digital annealing), MA (Momentum annealing), SCA (Stochastic cellular annealing), SQA (Simulated quantum annealing), SB (Simulated bifurcation), Sync. + SHIL (Synchronization of coupled oscillators using SHIL); #: the number; Coeff. Prec.: coefficient precision; Acc.: accuracy; TG: Transmission-gate coupling. a: It is a 9-chip design with an eight-way chip-to-chip connection; b: The spin connectivity is programmable (4 spins with 28 interactions); c: The system uses a hybrid software and hardware implementation; d: The computing method is dynamically configured using CMOSA or SCA; e: Floating point number.

TABLE II Emerging Applications of Ising Machines

Scenarios	Application Fields	Accuracy
	Transportation and vehicles [114], [115]	М
Smart City	Robotics [116]	М
	Energy system [117]	M
Finance	Portfolio and trading [118]	Н
Tillallee	Fraud detection [119]	L
Industrial Production	Warehouse assignment [120], [121]	M
industrial i foduction	Shift scheduling [121], [122]	L
Communication Networks	MIMO detection [123]	M
Communication Networks	Resource allocation [124], [125]	M
Quantum Computation	Quantum key distribution [126]	M
Quantum Computation	Quantum error correction [127]	M
Medical, Chemical and	Medical CT imaging [128], [129]	M
Pharmaceutical applications	Drug discovery [53]	Н
	Materials informatics [130]	M
Materials and Devices	Magnetic devices [131], [132]	М
	VLSI designs [133]–[135]	M

'H', 'M', and 'L' indicate the accuracy requirement is high, moderate, or low.

and, in all MTJ-based paradigms, the way the coupling between spins is computed, changes the overall design drastically. If it is computed in CMOS, the main issue becomes managing the connection between the MTJs and the CMOS part. If it is analogically computed, the issue becomes designing a robust strategy to physically perform the MAC operation necessary for the update. In SWIMs, managing complex topologies as the number of spins increases is also an important issue to address.

PTMIMs-based oscillatory neural networks using VO_2 devices for solving COPs hold great interest, driven by their potential for fast and energy-efficient problem resolution. Fabricating VO_2 devices according to semiconductor industry standards

allows for seamless integration at the back-end-of-line, ensuring compatibility with CMOS technology. Recently, devices fabricated on a silicon platform with a hafnium oxide interlayer have been demonstrated [104]. The dynamics of coupled oscillators allow for achieving a solution in reduced time due to the parallel and continuous-time processing of the phases. Furthermore, the combined exploitation of the variability of VO_2 devices together with subharmonic injection locking enables a very powerful mechanism to maximize the success rate in reaching the optimal solution. While the prospects are promising, there are still open questions concerning the scaling of such systems, especially regarding the adoption of sparse interconnection schemes.

ACKNOWLEDGMENT

The work at the University of Alberta was supported by the Natural Sciences and Engineering Research Council of Canada (No. RES0048688, RES0051374 and RES0054326). The work at the University of Messina was funded by the Italian Ministry of University and Research (No. PRIN 2020LWPKH7). The work at the Instituto de Microelectrónica de Sevilla IMSE-CNM was funded by the NeurONN Project (Horizon 2020 - Grant agreement ID: 871501).

References

- I. Ernst, "Beitrag zur theorie des ferromagnetismus," Zeitschrift für Physik A Hadrons and Nuclei, vol. 31, no. 1, pp. 253–258, 1925.
- [2] L. Onsager, "Crystal statistics. I. a two-dimensional model with an orderdisorder transition," *Phys. Rev.*, vol. 65, no. 3-4, p. 117, 1944.
- [3] K. G. Wilson, "Renormalization group and critical phenomena. I. renormalization group and the kadanoff scaling picture," *Phys. Rev. B*, vol. 4, no. 9, p. 3174, 1971.
- [4] S. Kirkpatrick, "Optimization by simulated annealing: Quantitative studies," J. Stat. Phys., vol. 34, pp. 975–986, 1984.

- [5] Y. Fu and P. W. Anderson, "Application of statistical mechanics to NPcomplete problems in combinatorial optimisation," J. Phys. A Math. Theor., vol. 19, no. 9, p. 1605, 1986.
- [6] M. W. Johnson, M. H. Amin, S. Gildert, T. Lanting, F. Hamze *et al.*, "Quantum annealing with manufactured spins," *Nature*, vol. 473, no. 7346, pp. 194–198, 2011.
- [7] Z. Bian, F. Chudak, R. Israel, B. Lackey, W. G. Macready, and A. Roy, "Discrete optimization using quantum annealing on sparse Ising models," *Front. Phys.*, vol. 2, p. 56, 2014.
- [8] O. Krestinskaya, L. Zhang, and K. N. Salama, "Towards efficient inmemory computing hardware for quantized neural networks: State-ofthe-art, open challenges and perspectives," *IEEE TNANO*, vol. 22, pp. 377–386, 2023.
- [9] A. D. King, J. Raymond, T. Lanting, R. Harris, A. Zucca *et al.*, "Quantum critical dynamics in a 5,000-qubit programmable spin glass," *Nature*, vol. 617, pp. 61–66, 2023.
- [10] R. Harris, J. Johansson, A. Berkley, M. Johnson, T. Lanting *et al.*, "Experimental demonstration of a robust and scalable flux qubit," *Phys. Rev. B.*, vol. 81, no. 13, p. 134510, 2010.
- [11] T. F. Rønnow, Z. Wang, J. Job, S. Boixo, S. V. Isakov et al., "Defining and detecting quantum speedup," *Science*, vol. 345, no. 6195, pp. 420–424, 2014.
- [12] T. Honjo, T. Sonobe, K. Inaba, T. Inagaki, T. Ikuta *et al.*, "100,000-spin coherent Ising machine," *Sci. Adv.*, vol. 7, no. 40, p. eabh0952, 2021.
- [13] M. Parto, W. Hayenga, A. Marandi, D. N. Christodoulides, and M. Khajavikhan, "Realizing spin hamiltonians in nanoscale active photonic lattices," *Nature materials*, vol. 19, no. 7, pp. 725–731, 2020.
- [14] Q. Cen, H. Ding, T. Hao, S. Guan, Z. Qin *et al.*, "Large-scale coherent Ising machine based on optoelectronic parametric oscillator," *Light: Science & Applications*, vol. 11, no. 1, p. 333, 2022.
- [15] O. Kyriienko, H. Sigurdsson, and T. C. H. Liew, "Probabilistic solving of n p-hard problems with bistable nonlinear optical networks," *Physical Review B*, vol. 99, no. 19, p. 195301, 2019.
- [16] T. Zhang, Q. Tao, B. Liu, and J. Han, "A review of simulation algorithms of classical Ising machines for combinatorial optimization," in *ISCAS*. IEEE, 2012, pp. 1–5.
- [17] A. Grimaldi, L. Mazza, E. Raimondo, P. Tullo, D. Rodrigues *et al.*, "Evaluating spintronics-compatible implementations of Ising machines," *Phys. Rev. Appl.*, vol. 20, no. 2, p. 024005, 2023.
- [18] K. Yamamoto, K. Kawamura, K. Ando, N. Mertig, T. Takemoto *et al.*, "STATICA: A 512-spin 0.25 m-weight annealing processor with an allspin-updates-at-once architecture for combinatorial optimization with complete spin–spin interactions," *IEEE JSSC*, vol. 56, no. 1, pp. 165– 178, 2020.
- [19] A. Grimaldi, L. Sánchez-Tejerina, N. A. Aadit, S. Chiappini, M. Carpentieri *et al.*, "Spintronics-compatible approach to solving maximumsatisfiability problems with probabilistic computing, invertible logic, and parallel tempering," *Phys. Rev. Appl.*, vol. 17, no. 2, p. 024052, 2022.
- [20] B. A. Cipra, "An introduction to the Ising model," Am. Math. Mon., vol. 94, no. 10, pp. 937–959, 1987.
- [21] M. K. Bashar and N. Shukla, "Designing Ising machines with higher order spin interactions and their application in solving combinatorial optimization," *Sci. Rep.*, vol. 13, no. 1, p. 9558, 2023.
- [22] F. Glover, G. Kochenberger, R. Hennig, and Y. Du, "Quantum bridge analytics i: a tutorial on formulating and using QUBO models," *Ann. Oper. Res.*, vol. 314, no. 1, pp. 141–183, 2022.
- [23] K. Tanahashi, S. Takayanagi, T. Motohashi, and S. Tanaka, "Application of Ising machines and a software development for Ising machines," *JPSJ*, vol. 88, no. 6, p. 061010, 2019.
- [24] A. Lucas, "Ising formulations of many NP problems," Front. Phys., vol. 2, p. 5, 2014.
- [25] M. Zaman, K. Tanahashi, and S. Tanaka, "PyQUBO: Python library for mapping combinatorial optimization problems to QUBO form," *IEEE TC*, vol. 71, no. 4, pp. 838–850, 2022.
- [26] T. Shirai and N. Togawa, "Multi-spin-flip engineering in an Ising machine," *IEEE TC*, vol. 72, no. 3, pp. 759–771, 2022.
- [27] K. Ohno and N. Togawa, "Linearizing binary optimization problems using variable posets for Ising machines," *IEEE TETC*, 2024.
- [28] P. Hauke, H. G. Katzgraber, W. Lechner, H. Nishimori, and W. D. Oliver, "Perspectives of quantum annealing: Methods and implementations," *Rep. Prog. Phys.*, vol. 83, no. 5, p. 054401, 2020.
- [29] I. G. Rosenberg, "Reduction of bivalent maximization to the quadratic case," *Cah. Centre Et. Rech. Operat.*, vol. 17, no. 1, pp. 71–74, 1975.
- [30] H. Ishikawa, "Transformation of general binary MRF minimization to the first-order case," *IEEE TPAMI*, vol. 33, no. 6, pp. 1234–1249, 2011.

- [31] E. Valiante, M. Hernandez, A. Barzegar, and H. G. Katzgraber, "Computational overhead of locality reduction in binary optimization problems," *Comput. Phys. Commun.*, vol. 269, p. 108102, 2021.
- [32] A. Mandal, A. Roy, S. Upadhyay, and H. Ushijima-Mwesigwa, "Compressed quadratization of higher order binary optimization problems," in *CF*. ACM, 2020, pp. 126–131.
- [33] G. Rosenberg, P. Haghnegahdar, P. Goddard, P. Carr, K. Wu, and M. L. De Prado, "Solving the optimal trading trajectory problem using a quantum annealer," in WHPCF. ACM, 2015, pp. 1–7.
- [34] K. Tamura, T. Shirai, H. Katsura, S. Tanaka, and N. Togawa, "Performance comparison of typical binary-integer encodings in an Ising machine," *IEEE Access*, vol. 9, pp. 81 032–81 039, 2021.
- [35] T. Takemoto, M. Hayashi, C. Yoshimura, and M. Yamaoka, "A 2×30k-spin multi-chip scalable CMOS annealing processor based on a processing-in-memory approach for solving large-scale combinatorial optimization problems," *IEEE JSSC*, vol. 55, no. 1, pp. 145–156, 2019.
- [36] I. Ahmed, P.-W. Chiu, W. Moy, and C. H. Kim, "A probabilistic compute fabric based on coupled ring oscillators for solving combinatorial optimization problems," *IEEE JSSC*, vol. 56, no. 9, pp. 2870–2880, 2021.
- [37] M. Yamaoka, C. Yoshimura, M. Hayashi, T. Okuyama, H. Aoki, and H. Mizuno, "A 20k-spin Ising chip to solve combinatorial optimization problems with CMOS annealing," *IEEE JSSC*, vol. 51, no. 1, pp. 303– 309, 2016.
- [38] T. Wang, L. Wu, and J. Roychowdhury, "New computational results and hardware prototypes for oscillator-based Ising machines," in *DAC*. ACM, 2019, pp. 1–2.
- [39] D. Oku, K. Terada, M. Hayashi, M. Yamaoka, S. Tanaka, and N. Togawa, "A fully-connected Ising model embedding method and its evaluation for CMOS annealing machines," *IEICE Trans. Info. Syst.*, vol. 102, no. 9, pp. 1696–1706, 2019.
- [40] D. Oku, M. Tawada, S. Tanaka, and N. Togawa, "How to reduce the bitwidth of an Ising model by adding auxiliary spins," *IEEE TC*, vol. 71, no. 1, pp. 223–234, 2020.
- [41] N. Biggs, E. K. Lloyd, and R. J. Wilson, *Graph Theory*, 1736-1936. Oxford University Press, 1986.
- [42] J. Cai, W. G. Macready, and A. Roy, "A practical heuristic for finding graph minors," arXiv preprint arXiv:1406.2741, 2014.
- [43] N. Robertson and P. D. Seymour, "Graph minors. XIII. The disjoint paths problem," J. Comb. Theory, B, vol. 63, no. 1, pp. 65–110, 1995.
- [44] I. Adler, F. Dorn, F. V. Fomin, I. Sau, and D. M. Thilikos, "Faster parameterized algorithms for minor containment," *Theor. Comput. Sci.*, vol. 412, no. 50, pp. 7018–7028, 2011.
- [45] K.-i. Kawarabayashi, Y. Kobayashi, and B. Reed, "The disjoint paths problem in quadratic time," *J. Comb. Theory, B*, vol. 102, no. 2, pp. 424–435, 2012.
- [46] Z. Yang and M. J. Dinneen, "Graph minor embeddings for D-wave computer architecture," Department of Computer Science, The University of Auckland, New Zealand, Tech. Rep., 2016.
- [47] S. Okada, M. Ohzeki, M. Terabe, and S. Taguchi, "Improving solutions by embedding larger subproblems in a D-wave quantum annealer," *Sci. Rep.*, vol. 9, no. 1, p. 2098, 2019.
- [48] Y. Sugie, Y. Yoshida, N. Mertig, T. Takemoto, H. Teramoto *et al.*, "Minorembedding heuristics for large-scale annealing processors with sparse hardware graphs of up to 102,400 nodes," *Soft Comput.*, vol. 25, no. 3, pp. 1731–1749, 2021.
- [49] Y. Yachi, M. Tawada, and N. Togawa, "An efficient combined bit-width reducing method for Ising models," *IEICE Trans. Inf. Syst.*, vol. 106, no. 4, pp. 495–508, 2023.
- [50] T. Takemoto, M. Hayashi, C. Yoshimura, and M. Yamaoka, "A 2×30k-spin multi-chip scalable CMOS annealing processor based on a processing-in-memory approach for solving large-scale combinatorial optimization problems," *IEEE JSSC*, vol. 55, no. 1, pp. 145–156, 2019.
- [51] S. Tsukamoto, M. Takatsu, S. Matsubara, and H. Tamura, "An accelerator architecture for combinatorial optimization problems," *Fujitsu Sci. Tech. J*, vol. 53, no. 5, pp. 8–13, 2017.
- [52] T. Takemoto, K. Yamamoto, C. Yoshimura, M. Hayashi, M. Tada et al., "4.6 A 144kb annealing system composed of 9×16kb annealing processor chips with scalable chip-to-chip connections for large-scale combinatorial optimization problems," in *ISSCC*. IEEE, 2021, pp. 64– 66.
- [53] S. Matsubara, M. Takatsu, T. Miyazawa, T. Shibasaki, Y. Watanabe *et al.*, "Digital annealer for high-speed solving of combinatorial optimization problems and its applications," in *ASP-DAC*. IEEE, 2020, pp. 667–672.
- [54] T. Okuyama, T. Sonobe, K.-i. Kawarabayashi, and M. Yamaoka, "Binary optimization by momentum annealing," *Phys. Rev. E*, vol. 100, no. 1, p. 012111, 2019.

- [55] H. Gyoten, M. Hiromoto, and T. Sato, "Enhancing the solution quality of hardware Ising-model solver via parallel tempering," in *ICCAD*. IEEE, 2018, pp. 1–8.
- [56] M. Aramon, G. Rosenberg, E. Valiante, T. Miyazawa, H. Tamura, and H. G. Katzgraber, "Physics-inspired optimization for quadratic unconstrained problems using a digital annealer," *Front. Phys.*, vol. 7, p. 48, 2019.
- [57] T. Zhang, Q. Tao, B. Liu, and J. Han, "Ising machines using parallel spin updating algorithms for solving traveling salesman problems," in *Design* and Applications of Emerging Computer Systems. Springer, 2023, pp. 687–707.
- [58] Q. Tao, T. Zhang, and J. Han, "An approximate parallel annealing Ising machine for solving traveling salesman problems," *IEEE ESL*, vol. 15, no. 4, pp. 226–229, 2023.
- [59] K. Kawamura, J. Yu, D. Okonogi, S. Jimbo, G. Inoue *et al.*, "Amorphica: 4-replica 512 fully connected spin 336MHz metamorphic annealer with programmable optimization strategy and compressed-spin-transfer multi-chip extension," in *ISSCC*. IEEE, 2023, pp. 42–44.
- [60] T. Okuyama, M. Hayashi, and M. Yamaoka, "An Ising computer based on simulated quantum annealing by path integral Monte Carlo method," in *ICRC*. IEEE, 2017, pp. 1–6.
- [61] A. Grimaldi, K. Selcuk, N. A. Aadit, K. Kobayashi, Q. Cao *et al.*, "Experimental evaluation of simulated quantum annealing with MTJaugmented p-bits," in *IEDM*. IEEE, 2022, pp. 22.4.1–22.4.4.
- [62] H. M. Waidyasooriya and M. Hariyama, "A GPU-based quantum annealing simulator for fully-connected Ising models utilizing spatial and temporal parallelism," *IEEE Access*, vol. 8, pp. 67 929–67 939, 2020.
- [63] C.-Y. Liu, H. M. Waidyasooriya, and M. Hariyama, "Data-transferbottleneck-less architecture for FPGA-based quantum annealing simulation," in CANDAR. IEEE, 2019, pp. 164–170.
- [64] H. M. Waidyasooriya, M. Hariyama, M. J. Miyama, and M. Ohzeki, "OpenCL-based design of an FPGA accelerator for quantum annealing simulation," J. Supercomput., vol. 75, pp. 5019–5039, 2019.
- [65] H. M. Waidyasooriya and M. Hariyama, "Highly-parallel FPGA accelerator for simulated quantum annealing," *IEEE TETC*, vol. 9, no. 4, pp. 2019–2029, 2021.
- [66] H. Goto, K. Tatsumura, and A. R. Dixon, "Combinatorial optimization by simulating adiabatic bifurcations in nonlinear Hamiltonian systems," *Sci. Adv.*, vol. 5, no. 4, p. eaav2372, 2019.
- [67] H. Goto, K. Endo, M. Suzuki, Y. Sakai, T. Kanao *et al.*, "Highperformance combinatorial optimization based on classical mechanics," *Sci. Adv.*, vol. 7, no. 6, p. eabe7953, 2021.
- [68] Y. Zou and M. Lin, "Massively simulating adiabatic bifurcations with FPGA to solve combinatorial optimization," in *FPGA*. ACM, 2020, pp. 65–75.
- [69] T. Zhang and J. Han, "Quantized simulated bifurcation for the Ising model," in NANO. IEEE, 2023, pp. 715–720.
- [70] T. Zhang, Q. Tao, and J. Han, "Solving traveling salesman problems using Ising models with simulated bifurcation," in *ISOCC*. IEEE, 2021, pp. 288–289.
- [71] T. Zhang and J. Han, "Efficient traveling salesman problem solvers using the Ising model with simulated bifurcation," in *DATE*. IEEE, 2022, pp. 548–551.
- [72] A. D. King, W. Bernoudy, J. King, A. J. Berkley, and T. Lanting, "Emulating the coherent Ising machine with a mean-field algorithm," arXiv preprint arXiv:1806.08422, 2018.
- [73] E. S. Tiunov, A. E. Ulanov, and A. Lvovsky, "Annealing by simulating the coherent Ising machine," *Opt. Express*, vol. 27, no. 7, pp. 10288–10295, 2019.
- [74] S. Sreedhara, J. Roychowdhury, J. Wabnig, and P. Srinath, "Digital emulation of oscillator Ising machines," in *DATE*. IEEE, 2023, pp. 1–2.
- [75] B. Liu, T. Zhang, X. Gao, and J. Han, "An efficient simulated oscillatorbased Ising machine on FPGAs," in *NANO Conf.* IEEE, 2024, pp. 469–474.
- [76] W. A. Borders, A. Z. Pervaiz, S. Fukami, K. Y. Camsari, H. Ohno, and S. Datta, "Integer factorization using stochastic magnetic tunnel junctions," *Nature*, vol. 573, no. 7774, pp. 390–393, 2019.
- [77] A. Litvinenko, R. Khymyn, V. H. González, R. Ovcharov, A. A. Awad et al., "A spinwave Ising machine," *Commun. Phys.*, vol. 6, no. 1, p. 227, 2023.
- [78] T. Wang and J. Roychowdhury, "OIM: Oscillator-based Ising machines for solving combinatorial optimisation problems," in UCNC. Springer, 2019, pp. 232–256.
- [79] I. Ahmed, P.-W. Chiu, and C. H. Kim, "A probabilistic self-annealing compute fabric based on 560 hexagonally coupled ring oscillators for

solving combinatorial optimization problems," in *IEEE Symp. VLSI Circuits*. IEEE, 2020, pp. 1–2.

- [80] J. Vaidya, R. Surya Kanthi, and N. Shukla, "Creating electronic oscillatorbased Ising machines without external injection locking," *Sci. Rep.*, vol. 12, no. 1, p. 981, 2022.
- [81] W. Moy, I. Ahmed, P.-w. Chiu, J. Moy, S. S. Sapatnekar, and C. H. Kim, "A 1,968-node coupled ring oscillator circuit for combinatorial optimization problem solving," *Nat. Electron.*, vol. 5, no. 5, pp. 310–317, 2022.
- [82] M. Graber and K. Hofmann, "A versatile & adjustable 400 node CMOS oscillator based Ising machine to investigate and optimize the internal computing principle," in SOCC. IEEE, 2022, pp. 1–6.
- [83] G. Finocchio, M. Di Ventra, K. Y. Camsari, K. Everschor-Sitte, P. Khalili Amiri, and Z. Zeng, "The promise of spintronics for unconventional computing," J. Magn. Magn. Mater., vol. 521, p. 167506, 2021.
- [84] K. Çamsarı, S. Salahuddin, and S. Datta, "Implementing p-bits with embedded MTJ," *IEEE Electron Device Lett.*, vol. 38, no. 12, pp. 1767– 1770, 2017.
- [85] T. Yokouchi, S. Sugimoto, B. Rana, S. Seki, N. Ogawa *et al.*, "Pattern recognition with neuromorphic computing using magnetic field–induced dynamics of skyrmions," *Sci. Adv.*, vol. 8, no. 39, p. eabq5652, 2022.
- [86] Z. Zhang, K. Lin, Y. Zhang, A. Bournel, K. Xia et al., "Magnon scattering modulated by omnidirectional hopfion motion in antiferromagnets for meta-learning," Sci. Adv., vol. 9, no. 6, p. eade7439, 2023.
- [87] S. Chowdhury, A. Grimaldi, N. A. Aadit, S. Niazi, M. Mohseni *et al.*, "A full-stack view of probabilistic computing with p-bits: Devices, architectures and algorithms," *IEEE JXCDC*, vol. 9, no. 1, pp. 1–11, 2023.
- [88] B. Zhang, Z. Lin, Y. Liu, Y. Wang, D. Zhang *et al.*, "Compact programmable true random number generator based on spin torque nanooscillator," *IEEE TNANO*, vol. 21, pp. 648–654, 2022.
- [89] N. A. Aadit, A. Grimaldi, G. Finocchio, and K. Y. Camsari, "Physicsinspired Ising computing with ring oscillator activated p-bits," in *NANO*. IEEE, 2022, pp. 393–396.
- [90] N. A. Aadit, A. Grimaldi, M. Carpentieri, L. Theogarajan, J. M. Martinis et al., "Massively parallel probabilistic computing with sparse Ising machines," *Nat. Electron.*, vol. 5, no. 7, pp. 460–468, 2022.
- [91] A. Manchon and S. Zhang, "Theory of spin torque due to spin-orbit coupling," *Phys. Rev. B*, vol. 79, p. 094422, 2009.
- [92] J. Slonczewski, "Current-driven excitation of magnetic multilayers," J. Magn. Magn. Mater., vol. 159, no. 1, pp. L1–L7, 1996.
- [93] G. Finocchio, M. Carpentieri, B. Azzerboni, L. Torres, E. Martinez, and L. Lopez-Diaz, "Micromagnetic simulations of nanosecond magnetization reversal processes in magnetic nanopillar," *J. Appl. Phys.*, vol. 99, no. 8, p. 08G522, 2006.
- [94] K. Hayakawa, S. Kanai, T. Funatsu, J. Igarashi, B. Jinnai *et al.*, "Nanosecond random telegraph noise in in-plane magnetic tunnel junctions," *Phys. Rev. Lett.*, vol. 126, p. 117202, 2021.
- [95] L. Liu, C.-F. Pai, D. C. Ralph, and R. A. Buhrman, "Magnetic oscillations driven by the spin hall effect in 3-terminal magnetic tunnel junction devices," *Phys. Rev. Lett.*, vol. 109, p. 186602, 2012.
- [96] A. Parihar, N. Shukla, S. Datta, and A. Raychowdhury, "Synchronization of pairwise-coupled, identical, relaxation oscillators based on metalinsulator phase transition devices: A model study," *J. Appl. Phys.*, vol. 117, no. 5, p. 054902, 2015.
- [97] P. Maffezzoni, L. Daniel, N. Shukla, S. Datta, and A. Raychowdhury, "Modeling and simulation of vanadium dioxide relaxation oscillators," *IEEE TCASI*, vol. 62, no. 9, pp. 2207–2215, 2015.
- [98] J. Núñez, M. J. Avedillo, M. Jiménez, J. M. Quintana, A. Todri-Sanial et al., "Oscillatory neural networks using VO2 based phase encoded logic," *Front. Neurosci.*, vol. 15, p. 655823, 2021.
- [99] E. Corti, B. Gotsmann, K. Moselund, I. Stolichnov, A. Ionescu, and S. Karg, "Resistive coupled VO2 oscillators for image recognition," in *ICRC*. IEEE, 2018, pp. 1–7.
- [100] S. Dutta, A. Khanna, A. S. Assoa, H. Paik, D. G. Schlom *et al.*, "An Ising Hamiltonian solver based on coupled stochastic phase-transition nano-oscillators," *Nat. Electron.*, vol. 4, no. 7, pp. 502–512, 2021.
- [101] M. J. Avedillo, M. Jiménez, C. Delacour, A. Todri-Sanial, B. Linares-Barranco, and J. Núñez, "Operating coupled VO₂-based oscillators for solving Ising models," *IEEE JETCAS*, vol. 13, no. 4, pp. 901–913, 2023.
- [102] S. Dutta, A. Khanna, J. Gomez, K. Ni, Z. Toroczkai, and S. Datta, "Experimental demonstration of phase transition nano-oscillator based Ising machine," in *IEDM*. IEEE, 2019, pp. 37.8.1–37.8.4.
- [103] S. Dutta, A. Khanna, and S. Datta, "Understanding the continuous-time dynamics of phase-transition nano-oscillator-based Ising Hamiltonian solver," *IEEE JXCDC*, vol. 6, no. 2, pp. 155–163, 2020.

- [104] O. Maher, M. Jiménez, C. Delacour, N. Harnack, J. Núñez et al., "Solving optimization tasks power-efficiently exploiting VO₂'s phasechange properties with oscillating neural networks," Nat. Commun., vol. 15, 2024.
- [105] J. Shamsi, M. J. Avedillo, B. Linares-Barranco, and T. Serrano-Gotarredona, "Hardware implementation of differential oscillatory neural networks using VO2-based oscillators and memristor-bridge circuits," *Front. Neurosci.*, vol. 15, p. 674567, 2021.
- [106] J. Shamsi, M. J. Avedillo, B. Linares-Barranco, and T. Serrano-Gotaredona, "Effect of device mismatches in differential oscillatory neural networks," *IEEE TCASI*, vol. 70, no. 2, pp. 872–883, 2023.
- [107] Z. Bian, F. Chudak, W. G. Macready, and G. Rose, "The Ising model: teaching an old problem new tricks," *D-wave systems*, vol. 2, pp. 1–32, 2010.
- [108] Y. Su, T. T.-H. Kim, and B. Kim, "Flexspin: A CMOS Ising machine with 256 flexible spin processing elements with 8-b coefficients for solving combinatorial optimization problems," *IEEE JSSC*, pp. 1–12, 2024.
- [109] S. Xie, S. R. S. Raman, C. Ni, M. Wang *et al.*, "Ising-CIM: A reconfigurable and scalable compute within memory analog Ising accelerator for solving combinatorial optimization problems," *IEEE JSSC*, vol. 57, no. 11, pp. 3453–3465, 2022.
- [110] H. Nakayama, J. Koyama, N. Yoneoka, and T. Miyazawa, "Description: Third generation digital annealer technology," *https://www.fujitsu.com/global/documents/about/research/techintro/3rd-g-da en.pdf*, 2021.
- [111] K. Tatsumura, M. Yamasaki, and H. Goto, "Scaling out Ising machines using a multi-chip architecture for simulated bifurcation," *Nat. Electron.*, vol. 4, no. 3, pp. 208–217, 2021.
- [112] H. Lo, W. Moy, H. Yu, S. Sapatnekar, and C. H. Kim, "An Ising solver chip based on coupled ring oscillators with a 48-node all-to-all connected array architecture," *Nat. Electron.*, vol. 6, pp. 771–778, 2023.
- [113] T. Wang, L. Wu, P. Nobel, and J. Roychowdhury, "Solving combinatorial optimisation problems using oscillator based Ising machines," *Nat. Comput.*, vol. 20, pp. 287–306, 2021.
- [114] S. Bao, M. Tawada, S. Tanaka, and N. Togawa, "An Ising-machine-based solver of vehicle routing problem with balanced pick-up," *IEEE TCE*, 2023.
- [115] A. Kumar, P. Srikanth, A. Nayyar, G. Sharma, R. Krishnamurthi, and M. Alazab, "A novel simulated-annealing based electric bus system design, simulation, and analysis for dehradun smart city," *IEEE Access*, vol. 8, pp. 89 395–89 424, 2020.
- [116] T. Otani, A. Takanishi, M. Nakamura, and K. Kimura, "Optimization of link length fitting between an operator and a robot with digital annealer for a leader-follower operation," *Robotics*, vol. 11, no. 1, p. 12, 2022.
- [117] A. Senderovich, J. Zhang, E. Cohen, and J. C. Beck, "Exploiting hardware and software advances for quadratic models of wind farm layout optimization," *IEEE Access*, vol. 10, pp. 78 044–78 055, 2022.
- [118] M. Parizy, P. Sadowski, and N. Togawa, "Cardinality constrained portfolio optimization on an Ising machine," in SOCC. IEEE, 2022, pp. 1–6.
- [119] J. Stein, D. Schuman, M. Benkard, T. Holger, W. Sajko *et al.*, "Exploring unsupervised anomaly detection with quantum boltzmann machines in fraud detection," in *ICAART*, 2024, pp. 1–9.
- [120] T. Huang, J. Xu, T. Luo, X. Gu, R. S. M. Goh, and W.-F. Wong, "Benchmarking quantum (-inspired) annealing hardware on practical use cases," *IEEE TC*, 2022.
- [121] M. Sao, H. Watanabe, Y. Musha, and A. Utsunomiya, "Application of digital annealer for faster combinatorial optimization," *Fujitsu Scientific* and Technical Journal, vol. 55, no. 2, pp. 45–51, 2019.
- [122] J. Ogawa, K. Yamamoto, K. Terasaki, M. Yamaoka, and T. Okuyama, "Application of CMOS annealing to social problems, inspired by a quantum computer," *Hitachi Review (Web)*, vol. 69, no. 5, pp. 704–709, 2020.
- [123] A. K. Singh, K. Jamieson, P. L. McMahon, and D. Venturelli, "Ising machines' dynamics and regularization for near-optimal mimo detection," *IEEE Trans. Wirel. Commun.*, vol. 21, no. 12, pp. 11080–11094, 2022.
- [124] D. Maruyama, B. Wei, H. Song, and J. Katto, "Pilot allocation optimization using digital annealer for multi-cell massive mimo," in *WCNC*. IEEE, 2022, pp. 2304–2309.
- [125] T. Otsuka, A. Li, H. Takesue, K. Inaba, K. Aihara, and M. Hasegawa, "High-speed resource allocation algorithm using a coherent Ising machine for noma systems," *IEEE TVT*, 2023.
- [126] B. Godar, C. Roch, J. Stein, M. Geitz, B. Lehmann *et al.*, "Optimization of QKD networks with classical and quantum annealing," *arXiv preprint arXiv:2206.14109*, 2022.

- [127] J. Fujisaki, K. Maruyama, H. Oshima, S. Sato, T. Sakashita *et al.*, "Quantum error correction with an Ising machine under circuit-level noise," *Phys. Rev. Res.*, vol. 5, no. 4, p. 043261, 2023.
- [128] J. Zhang, S. Chen, and Y. Wang, "Advancing CMOS-type Ising arithmetic unit into the domain of real-world applications," *IEEE TC*, vol. 67, no. 5, pp. 604–616, 2018.
- [129] J. Wang and S. Valaee, "Enhancing medical imaging semantic segmentation using the digital annealer," in DSW. IEEE, 2019, pp. 217–225.
- [130] Y. Imanaka, T. Anazawa, F. Kumasaka, and H. Jippo, "Optimization of the composition in a composite material for microelectronics application using the Ising model," *Sci. Rep.*, vol. 11, no. 1, p. 3057, 2021.
- [131] A. Maruo, T. Soeda, and H. Igarashi, "Topology optimization of electromagnetic devices using digital annealer," *IEEE TM*, vol. 58, no. 9, pp. 1–4, 2022.
- [132] A. Maruo, H. Igarashi, H. Oshima, and S. Shimokawa, "Optimization of planar magnet array using digital annealer," *IEEE TM*, vol. 56, no. 3, pp. 1–4, 2020.
- [133] T. Matsumori, M. Taki, and T. Kadowaki, "Application of QUBO solver using black-box optimization to structural design for resonance avoidance," *Sci. Rep.*, vol. 12, no. 1, p. 12143, 2022.
- [134] W. Xiao, T. Zhang, X. Qian, J. Han, and W. Qian, "Efficient approximate decomposition solver using Ising model," in DAC. ACM, 2024.
- [135] C. Cook, H. Zhao, T. Sato, M. Hiromoto, and S. X.-D. Tan, "GPU based parallel Ising computing for combinatorial optimization problems in VLSI physical design," *arXiv preprint arXiv:1807.10750*, 2018.
- [136] M. Bagherbeik, W. Xu, S. F. Mousavi, K. Kanda, H. Tamura, and A. Sheikholeslami, "MAQO: A scalable many-core annealer for quadratic optimization," in *VLSIC*. IEEE, 2022, pp. 76–77.
- [137] T. Zhang, H. Zhang, Z. Yu, S. Liu, and J. Han, "A high-performance stochastic simulated bifurcation Ising machine," in DAC. ACM, 2024.
- [138] N. Onizawa, K. Katsuki, D. Shin, W. J. Gross, and T. Hanyu, "Fastconverging simulated annealing for Ising models based on integral stochastic computing," *IEEE TNNLS*, pp. 1–7, 2022.
- [139] A. Lu, J. Hur, Y.-C. Luo, H. Li, D. E. Nikonov *et al.*, "Scalable in-memory clustered annealer with temporal noise of FinFET for the travelling salesman problem," in *IEDM*. IEEE, 2022, pp. 22–5.
- [140] M.-C. Hong, L.-C. Cho, C.-S. Lin, Y.-H. Lin, P.-A. Chen *et al.*, "In-memory annealing unit (IMAU): Energy-efficient (2000 tops/w) combinatorial optimizer for solving travelling salesman problem," in *IEDM*. IEEE, 2021, pp. 21–3.
- [141] Y. Su, H. Kim, and B. Kim, "31.2 CIM-spin: A 0.5-to-1.2 v scalable annealing processor using digital compute-in-memory spin operators and register-based spins for combinatorial optimization problems," in *ISSCC*. IEEE, 2020, pp. 480–482.
- [142] J. Mu, Y. Su, and B. Kim, "A 20x28 spins hybrid in-memory annealing computer featuring voltage-mode analog spin operator for solving combinatorial optimization problems," in *VLSIT*. IEEE, 2021, pp. 1–2.
- [143] Y. Su, H. Kim, and B. Kim, "CIM-spin: A scalable CMOS annealing processor with digital in-memory spin operators and register spins for combinatorial optimization problems," *IEEE JSSC*, vol. 57, no. 7, pp. 2263–2273, 2022.
- [144] Y. Su, J. Mu, H. Kim, and B. Kim, "A scalable CMOS Ising computer featuring sparse and reconfigurable spin interconnects for solving combinatorial optimization problems," *IEEE JSSC*, vol. 57, no. 3, pp. 858–868, 2022.
- [145] I. Bello, H. Pham, Q. V. Le, M. Norouzi, and S. Bengio, "Neural combinatorial optimization with reinforcement learning," *arXiv preprint* arXiv:1611.09940, 2016.
- [146] M. J. Schuetz, J. K. Brubaker, and H. G. Katzgraber, "Combinatorial optimization with physics-inspired graph neural networks," *Nat. Mach. Intell.*, vol. 4, no. 4, pp. 367–377, 2022.
- [147] O. Vinyals, M. Fortunato, and N. Jaitly, "Pointer networks," in NIPS. MIT Press, 2015, pp. 2692–2700.
- [148] Z. Naghsh, M. Javad-Kalbasi, and S. Valaee, "Digitally annealed solution for the maximum clique problem with critical application in cellular v2x," in *ICC*. IEEE, 2019, pp. 1–7.
- [149] M. Javad-Kalbasi and S. Valaee, "Efficient migration to the next generation of networks based on digital annealing," in *ICASSP*. IEEE, 2021, pp. 4740–4744.
- [150] D. Wong, H. W. Leong, and H. Liu, Simulated annealing for VLSI design. Springer Science & Business Media, 2012, vol. 42.



Tingting Zhang (Graduate Student Member, IEEE) received the B.Sc. and M.Sc. degrees in the College of Electronic and Information Engineering from the Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, in 2016 and 2019, respectively. She is working toward the Ph.D. degree in the Department of Electrical and Computer Engineering, University of Alberta, Alberta, Canada, since Sep. 2019. Her research interests include new computing architectures, approximate computing, Ising computing, combinatorial optimization and nanoelectronic

circuits and systems. She was a recipient of the Best Paper Nomination at the Design, Automation and Test in Europe Conference (DATE) 2022.



Manuel Jiménez received the B.S. degree in electronics, robotics and mechatronics and the M.S. degree in micro/nanoelectronics from the University of Sevilla, Spain, in 2015 and 2019, respectively. Currently, he is pursuing the Ph.D. degree in micro/nanoelectronics. He has been working as Technical Researcher in the Institute of Microelectronics of Sevilla since 2017 inside the Group of Design and Test of Mixed-Signal Integrated Circuits. His current research interests include emerging devices and circuits, neuro-inspired computing and oscillator-based computing, especially

concerning energy-efficient and low-power circuits.



Qichao Tao received the B.S. degree in Electronic Information Science and Technology from Beijing Information Science Technology University, Beijing, China, in 2019, and the M.Sc. degree in Integrated Circuits and Systems in the Department of Electrical and Computer Engineering from University of Alberta, Edmonton, AB, Canada, in 2022. He is currently an engineer in Tsinghua University, Beijing, China. His research interests include Ising computing, and approximate computing.



Bailiang Liu (Graduate Student Member, IEEE) received the B.Sc. and M.Eng. degrees in Computer Engineering in the Department of Electrical and Computer Engineering from the University of Alberta, Edmonton, Alberta, Canada, in 2021 and 2024, respectively. His research interests include low power circuits and systems, oscillator-based computing, Ising machines, and combinatorial optimization.



María José Avedillo received the Ph.D. degree (summa cum laude) from the Department of Electronics and Electromagnetism, Universidad de Sevilla, in 1992. She joined as an Assistant Professor with Universidad de Sevilla in 1988, where she has been a Full Professor since 2010. In 1989, she was a Researcher with the Department of Analog Design, National Microelectronics Center (currently, Instituto de Microelectrónica de Sevilla). She has authored more than 150 technical papers in leading international journals and conferences. Her current research

interests include the design of circuits using emerging devices, including steep slope transistors and phase transition materials, and non-conventional computing paradigms, with an emphasis on energy-constrained applications. In 1994, she received the Kelvin Premium Award from the Council of the Institution of Electrical Engineers for two published articles.



Andrea Grimaldi (Graduate Student Member, IEEE) received the B.Sc. degree in Physics and M.Sc. degree in Condensed Matter Physics in the Department of Mathematical and Computer Sciences, Physical Sciences and Earth Sciences from the University of Messina, Messina, Italy, in 2018 and 2020, respectively. He received his Ph.D. degree in Physics in 2024 working in the PetaSpin group. His research interests include spintronics, micromagnetic simulations, probabilistic computing, Ising machines, and combinatorial optimization.



Eleonora Raimondo (Graduate Student Member, IEEE) received the B.Sc. degree in Industrial Engineering and M.Sc. degree in Mechanical Engineering in the Department of Engineering from the University of Messina, Messina, Italy, in 2018 and 2020, respectively. She received her Ph.D. degree in Bioengineering Applied to Medical Science in 2024 working in the PetaSpin group. Her research interests include spintronics, skyrmions, micromagnetic simulations, probabilistic computing, and neuromorphic computing. She obtained the Young Researcher Award from

the IEEE Magnetics Society – Italy chapter in 2022. She was the recipient of a Best Poster Award at the Magnetism and Magnetic Materials (MMM) conference 2022.



Juan Núñez received the Telecommunication Engineering degree in 2005. Since then, he has been with the Instituto de Microelectrónica de Sevilla (IMSE-CNM) and the Department of Electronics and Electromagnetism at the University of Seville, Seville, Spain. In 2011, he obtained the Ph. D. degree from that University. Since 2023, he is Tenured Scientist at the Instituto de Microelectrónica de Sevilla. Currently, his main line of research is dedicated to the design of circuits based on unconventional computing paradigms using emerging devices, as well as the development

of design strategies for low-power variability-aware and secure circuits based on state-of-the-art CMOS and emerging beyond-CMOS technologies.



Bernabé Linares-Barranco (Fellow, IEEE) received the B.S. degree in electronic physics, the M.S. degree in microelectronics, and the first Ph.D. degree in highfrequency OTA-C oscillator design from the University of Seville, Seville, Spain, in June 1986, September 1987, and June 1990, respectively, and a second Ph.D. degree in analog neural network design from Texas A&M University at College Station, College Station, TX, USA, in December 1991. From September 1988 to August 1991, he was a Graduate Student with the Department of Electrical Engineering, Texas A&M

University at College Station. Since June 1991, he has been a Tenured Scientist with the "Instituto de Microelectrónica de Sevilla," IMSE-CNMCSIC, Seville, where he was promoted to a Tenured Researcher in January 2003 and a Full Professor in January 2004. Since February 2018, he has been the Director of the "Instituto de Microelectrónica de Seville." He has been involved in circuit design for telecommunication circuits, VLSI emulators of biological neurons, VLSI neural-based pattern recognition systems, hearing aids, precision circuit design for instrumentation equipment, and VLSI transistor mismatch parameters characterization and, over the past 25 years, has been deeply involved in neuromorphic spiking circuits and systems, with strong emphasis on vision and exploiting nanoscale memristive devices for learning. He is the Co-Founder of two startups, Prophesee SA, Paris, France and GrAI-Matter-Labs SAS, San Jose, CA, USA, both on neuromorphic hardware.



Giovanni Finocchio (Senior Member, IEEE) received the Ph.D. degree in advanced technologies in optoelectronic, photonic and electromagnetic modeling from the University of Messina, Italy, in 2005. He is full professor at the Department of Mathematical and Computer Sciences, Physical Sciences and Earth Sciences of the University of Messina and director of the PETASPIN laboratory (Petascale computing and Spintronics). His research interests include spintronics, skyrmions, and unconventional computing

(https://scholar.google.co.uk/citations?user=eKDbn-oAAAAJ&hl=en). In the last 10 years, he served on many technical program committees of international conferences and organized more than 10 international conferences and workshops as Chair, Program Committee Member, or in other positions including program chair of the IEEE NANO 2024 and program co-chair of the 2025 joint Intermag-MMM conference. He is regularly invited at well-established conferences in Magnetism and Spintronics and he was the organizer of the first international conference on Ising Machines.



Teresa Serrano-Gotarredona (Senior Member, IEEE) received the B.S. degree in electronics physics and the Ph.D degree in VLSI neural categorizers from the University of Seville in 1992 and 1996, respectively. She got a M.Sc. degree from the Department of Electrical and Computer Engineering of the Johns Hopkins University in 1997. She is currently a CSIC Full Research Professor and Director of the Institute of Microelectronics of Sevilla (IMSE-CSIC-US). Since January 2006, she is also part-time professor at the Department of Computer Architecture

and Technology of the University of Seville. Her research interests include analog circuit design of linear and nonlinear circuits, VLSI implementations of neural computing and sensory systems, transistor parameter mismatch characterization, learning systems with nanoscale memristor-type devices, and real-time vision sensing and processing chips. She has done important contributions in the field of low power low current analog circuits and also in architecture design of bioinspired vision sensors, and neural computing and learning bioinspired systems. She has been involved in the organization of several conferences. She has served as TPC in the IEEE ICECS 2019 and the AICAS 2025 conferences. She has served as chair of the Sensory Systems Technical Committee of the IEEE Circuits and Systems Society and chair of the IEEE Circuits and Systems Spain Chapter. She was academic editor of the PLoSOne, associate editor of the IEEE Transactions on Circuits and Systems-I, regular papers, associate editor the IEEE Transactions on Circuits and Systems-II, express briefs and senior editor of the IEEE JETCAS. Currently, she is serving as Associate Editor of Frontiers in Neuromorphic Engineering.



Jie Han (Senior Member, IEEE) received the B.Sc. degree in electronic engineering from Tsinghua University, Beijing, China, in 1999 and the Ph.D. degree from the Delft University of Technology, The Netherlands, in 2004. He is currently a Professor and the Director of Computer Engineering in the Department of Electrical and Computer Engineering at the University of Alberta, Edmonton, AB, Canada. His research interests include approximate computing, stochastic computing, reliability and fault tolerance, nanoelectronic circuits and systems, novel

computational models for learning and biological applications. Dr. Han was a recipient of the Best Paper Awards at the International Symposium on Nanoscale Architectures (NANOARCH 2015) and the Design, Automation and Test in Europe Conference (DATE 2023), as well as several Best Paper Nominations at the 25th Great Lakes Symposium on VLSI (GLSVLSI 2015), NANOARCH 2016, the 19th International Symposium on Quality Electronic Design (ISQED 2018) and DATE 2022. He was nominated for the 2006 Christiaan Huygens Prize of Science by the Royal Dutch Academy of Science. His work was recognized by Science, for developing a theory of fault-tolerant nanocircuits (2005). He serves (or served) as an Associate Editor for the IEEE Transactions on Nanotechnology, the IEEE Transactions on Emerging Topics in Computing (TETC), the IEEE Embedded Systems Letters, the IEEE Circuits and Systems Magazine (awarded the Best Associate Editor for 2023), the IEEE Open Journal of the Computer Society, Microelectronics Reliability (Elsevier) and the Journal of Electronic Testing: Test and Application (JETTA, Springer Nature). He served as a General Chair for NANOARCH 2021, GLSVLSI 2017 and the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) 2013, and a Technical Program Committee Chair for NANOARCH 2022, GLSVLSI 2016, DFT 2012 and the Symposium on Stochastic & Approximate Computing for Signal Processing and Machine Learning, 2017.